ST STM32WL55JC Reference Manual page 796

Advanced-control timer (TIM1)
corresponding CCxS bits. All the other bits of this register have a different function for input
capture and for output compare modes. It is possible to combine both modes independently
(e.g. channel 1 in input capture mode and channel 2 in output compare mode).
Output compare mode:
31 30 29
Res. Res. Res. Res.
15 14 13
OC2
OC2M[2:0]
CE
rw rw rw
Bits 31:25 Reserved, must be kept at reset value.
Bits 23:17 Reserved, must be kept at reset value.
Bit 15 OC2CE: Output Compare 2 clear enable
Bits 24, 14:12 OC2M[3:0]: Output Compare 2 mode
Bit 11 OC2PE: Output Compare 2 preload enable
Bit 10 OC2FE: Output Compare 2 fast enable
Bits 9:8 CC2S[1:0]: Capture/Compare 2 selection
Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER).
Bit 7 OC1CE: Output Compare 1 clear enable
796/1454
28 27 26 25
Res. Res. Res.
12 11 10 9
OC2 OC2
CC2S[1:0]
PE FE
rw rw rw rw
Refer to OC1CE description.
Refer to OC1M[3:0] description.
Refer to OC1PE description.
Refer to OC1FE description.
This bit-field defines the direction of the channel (input/output) as well as the used input.
00: CC2 channel is configured as output
01: CC2 channel is configured as input, IC2 is mapped on TI2
10: CC2 channel is configured as input, IC2 is mapped on TI1
11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if
an internal trigger input is selected through the TS bit (TIMx_SMCR register)
0: OC1Ref is not affected by the ocref_clr_int signal
1: OC1Ref is cleared as soon as a High level is detected on ocref_clr_int signal
(OCREF_CLR input or ETRF input)
24 23 22
OC2M[3] Res. Res. Res.
rw
8 7 6
OC1
OC1M[2:0]
CE
rw rw rw
RM0453 Rev 2
21 20 19 18
Res. Res. Res.
5 4 3 2
OC1 OC1
PE FE
rw rw rw rw
RM0453
17 16
Res. OC1M[3]
rw
1 0
CC1S[1:0]
rw rw