Sub-Ghz Radio Ramp-Up Lsb Register (Subghz_Ram_Rampupl); Sub-Ghz Radio Ramp-Down Msb Register; Sub-Ghz Radio Ramp-Down Lsb Register; Sub-Ghz Radio Frame Limit Msb Register - ST STM32WL55JC Reference Manual

RM0453
5.10.7 Sub-GHz radio generic CRC polynomial LSB register
(SUBGHZ_GCRCPOLRL)
Address offset: 0x06BF
Reset value: 0x21
7 6
rw rw
Bits 7:0 CRCPOLI[7:0]: Generic packet CRC initial polynomial LSB bits [7:0]
5.10.8 Sub-GHz radio generic synchronization word control register 7
(SUBGHZ_GSYNCR7)
Address offset: 0x06C0
Reset value: 0x97
7 6
rw rw
Bits 7:0 SYNCWORD[63:56]: Eight byte of generic packet synchronization word
5.10.9 Sub-GHz radio generic synchronization word control register 6
(SUBGHZ_GSYNCR6)
Address offset: 0x06C1
Reset value: 0x23
7 6
rw rw
Bits 7:0 SYNCWORD[55:48]: Seventh byte of generic packet synchronization word
5.10.10 Sub-GHz radio generic synchronization word control register 5
(SUBGHZ_GSYNCR5)
Address offset: 0x06C2
Reset value: 0x52
7 6
rw rw
5
rw
These bits are used for CRC initialization.
5
rw
5
rw
5
rw
4 3
CRCPOLI[7:0]
rw rw
4 3
SYNCWORD[63:56]
rw rw
4 3
SYNCWORD[55:48]
rw rw
4 3
SYNCWORD[47:40]
rw rw
RM0453 Rev 2
Sub-GHz radio (SUBGHZ)
2 1
rw rw
2 1
rw rw
2 1
rw rw
2 1
rw rw
0
rw
0
rw
0
rw
0
rw
209/1454
217