Timx Counter (Timx_Cnt); Timx Prescaler (Timx_Psc); Table 72. Output Control Bit For Standard Ocx Channels - ST STM32F100 Series Reference Manual

RM0041
Bit 4 CC2E: Capture/Compare 2 output enable
Bits 3:2 Reserved, must be kept at reset value.
Bit 1 CC1P: Capture/Compare 1 output polarity
Bit 0 CC1E: Capture/Compare 1 output enable
CCxE bit
0
1
Note: The state of the external IO pins connected to the standard OCx channels depends on the
OCx channel state and the GPIO and AFIO registers.
13.4.10

TIMx counter (TIMx_CNT)

Address offset: 0x24
Reset value: 0x0000 0000
15 14 13
rw rw rw
Bits 15:0 CNT[15:0]: Counter value
13.4.11

TIMx prescaler (TIMx_PSC)

Address offset: 0x28
refer to CC1E description
CC1 channel configured as output:
0: OC1 active high.
1: OC1 active low.
CC1 channel configured as input:
This bit selects whether IC1 or IC1 is used for trigger or capture operations.
0: non-inverted: capture is done on a rising edge of IC1. When used as external trigger, IC1
is non-inverted.
1: inverted: capture is done on a falling edge of IC1. When used as external trigger, IC1 is
inverted.
CC1 channel configured as output:
0: Off - OC1 is not active.
1: On - OC1 signal is output on the corresponding output pin.
CC1 channel configured as input:
This bit determines if a capture of the counter value can actually be done into the input
capture/compare register 1 (TIMx_CCR1) or not.
0: Capture disabled.
1: Capture enabled.

Table 72. Output control bit for standard OCx channels

OCx output state
Output Disabled (OCx=0, OCx_EN=0)
OCx=OCxREF + Polarity, OCx_EN=1
12 11 10 9
rw rw rw rw
General-purpose timers (TIM2 to TIM5)
8 7 6
CNT[15:0]
rw rw rw
RM0041 Rev 6
5 4 3 2
rw rw rw rw
1 0
rw rw
335/709
341