RM0041
23.3.1
USART character description
Word length may be selected as being either 8 or 9 bits by programming the M bit in the
USART_CR1 register (see
The TX pin is in low state during the start bit. It is in high state during the stop bit.
An Idle character is interpreted as an entire frame of "1"s followed by the start bit of the
next frame which contains data (The number of "1" 's includes the number of stop bits).
A Break character is interpreted on receiving "0"s for a frame period. At the end of the
break frame the transmitter inserts either 1 or 2 stop bits (logic "1" bit) to acknowledge the
start bit.
Transmission and reception are driven by a common baud rate generator, the clock for each
is generated when the enable bit is set respectively for the transmitter and receiver.
The details of each block is given below.
Clock
Clock
Universal synchronous asynchronous receiver transmitter (USART)
Figure
244).
Figure 244. Word length programming
9-bit word length (M bit is set), 1 Stop bit
Data frame
Start
Bit0
Bit1
Bit2
Bit3
bit
Idle frame
Break frame
8-bit word length (M bit is reset), 1 Stop bit
Data frame
Start
Bit0
Bit1
Bit2
Bit3
bit
Idle frame
Break frame
RM0041 Rev 6
Possible
Parity
bit
Bit4
Bit5
Bit6
Bit7
Bit8
**
** LBCL bit controls last data clock pulse
Possible
Parity
bit
Stop
Bit4
Bit5
Bit6
Bit7
bit
**
** LBCL bit controls last data clock pulse
Next data frame
Next
Stop
Start
bit
bit
Start
bit
Stop
Start
bit
bit
Next data frame
Next
Start
bit
Start
bit
Stop
Start
bit
bit
MS19822V2
603/709
646
Need help?
Do you have a question about the STM32F100 Series and is the answer not in the manual?
Questions and answers