Backup Control Register (Bkp_Cr); Backup Control/Status Register (Bkp_Csr) - ST STM32F100 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F100 Series:
Table of Contents

Advertisement

RM0041
Bit 8 ASOE: Alarm or second output enable
Note: This bit is reset only by a Backup domain reset.
Bit 7 CCO: Calibration clock output
Note: This bit is reset when the V
Bit 6:0 CAL[6:0]: Calibration value
5.4.3

Backup control register (BKP_CR)

Address offset: 0x30
Reset value: 0x0000 0000
15
14
13
Bits 15:2 Reserved, must be kept at reset value.
Bit 1 TPAL: TAMPER pin active level
0: A high level on the TAMPER pin resets all data backup registers (if TPE bit is set).
1: A low level on the TAMPER pin resets all data backup registers (if TPE bit is set).
Bit 0 TPE: TAMPER pin enable
0: The TAMPER pin is free for general purpose I/O
1: Tamper alternate I/O function is activated.
Note:
Setting the TPAL and TPE bits at the same time is always safe, however resetting both at
the same time can generate a spurious Tamper event. For this reason it is recommended to
change the TPAL bit only when the TPE bit is reset.
5.4.4

Backup control/status register (BKP_CSR)

Address offset: 0x34
Reset value: 0x0000 0000
15
14
13
Reserved
Setting this bit outputs either the RTC Alarm pulse signal or the Second pulse signal on the
TAMPER pin depending on the ASOS bit.
The output pulse duration is one RTC clock period. The TAMPER pin must not be enabled
while the ASOE bit is set.
0: No effect
1: Setting this bit outputs the RTC clock with a frequency divided by 64 on the TAMPER pin.
The TAMPER pin must not be enabled while the CCO bit is set in order to avoid unwanted
Tamper detection.
This value indicates the number of clock pulses that will be ignored every 2^20 clock pulses.
This allows the calibration of the RTC, slowing down the clock by steps of 1000000/2^20
PPM.
The clock of the RTC can be slowed down from 0 to 121PPM.
12
11
10
9
Reserved
12
11
10
9
TIF
r
supply is powered off.
DD
8
7
6
8
7
6
TEF
Reserved
r
RM0041 Rev 6
Backup registers (BKP)
5
4
3
2
5
4
3
2
TPIE
rw
1
0
TPAL
TPE
rw
rw
1
0
CTI
CTE
w
w
67/709
70

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F100 Series and is the answer not in the manual?

Questions and answers

Table of Contents