Rcc Registers; Clock Control Register (Rcc_Cr) - ST STM32F100 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F100 Series:
Table of Contents

Advertisement

Reset and clock control (RCC)
6.3

RCC registers

Refer to
6.3.1

Clock control register (RCC_CR)

Address offset: 0x00
Reset value: 0x0000 XX83 where X is undefined.
Access: no wait state, word, half-word and byte access
31
30
29
Reserved
15
14
13
r
r
r
Bits 31:26
Reserved, always read as 0.
Bit 25 PLLRDY: PLL clock ready flag
Set by hardware to indicate that the PLL is locked.
0: PLL unlocked
1: PLL locked
Bit 24 PLLON: PLL enable
Set and cleared by software to enable PLL.
Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
PLL clock is used as system clock or is selected to become the system clock.
0: PLL OFF
1: PLL ON
Bits 23:20
Reserved, always read as 0.
Bit 19 CSSON: Clock security system enable
Set and cleared by software to enable the clock security system. When CSSON is set, the
clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by
hardware if an HSE clock failure is detected.
0: Clock detector OFF
1: Clock detector ON (Clock detector ON if the HSE oscillator is ready , OFF if not).
Bit 18 HSEBYP: External high-speed clock bypass
Set and cleared by software to bypass the oscillator with an external clock. The external
clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit
can be written only if the HSE oscillator is disabled.
0: HSE oscillator not bypassed
1: HSE oscillator oscillator bypassed with external clock
Bit 17 HSERDY: External high-speed clock ready flag
Set by hardware to indicate that the HSE oscillator is stable. This bit needs 6 cycles of the
HSE oscillator clock to go to zero after HSEON is reset.
0: HSE oscillator not ready
1: HSE oscillator ready
80/709
Section 1.1 on page 32
28
27
26
25
PLL
RDY
r
12
11
10
9
HSICAL[7:0]
r
r
r
r
for a list of abbreviations used in register descriptions.
24
23
22
PLLON
Reserved
rw
8
7
6
HSITRIM[4:0]
r
rw
rw
RM0041 Rev 6
21
20
19
18
CSS
HSE
ON
BYP
rw
rw
5
4
3
2
Res.
rw
rw
rw
RM0041
17
16
HSE
HSE
RDY
ON
r
rw
1
0
HSI
HSION
RDY
r
rw

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F100 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents