Advanced-control timer (TIM1)
Counter clock = CK_CNT = CK_PSC
External clock source mode 2
This mode is selected by writing ECE=1 in the TIMx_SMCR register.
The counter can count at each rising or falling edge on the external trigger input ETR.
Figure 64
ETR
ETR pin
TIMx_SMCR
230/709
Figure 63. Control circuit in external clock mode 1
TI2
CNT_EN
Counter register
TIF
gives an overview of the external trigger input block.
Figure 64. External trigger input block
0
Divider
/1, /2, /4, /8
1
ETP
ETPS[1:0]
TIMx_SMCR
34
Write TIF=0
or
ETRP
Filter
downcounter
f
DTS
ETF[3:0]
(internal clock)
TIMx_SMCR
RM0041 Rev 6
35
TI2F
or
TI1F
or
Encoder
mode
TRGI
External clock
mode 1
External clock
ETRF
mode 2
CK_INT
Internal clock
mode
ECE
SMS[2:0]
TIMx_SMCR
RM0041
36
MS31087V2
CK_PSC
MS33116V1
Need help?
Do you have a question about the STM32F100 Series and is the answer not in the manual?
Questions and answers