Figure 41. Counter Timing Diagram With Prescaler Division Change From 1 To 2; Figure 42. Counter Timing Diagram With Prescaler Division Change From 1 To 4 - ST STM32F100 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F100 Series:
Table of Contents

Advertisement

Advanced-control timer (TIM1)

Figure 41. Counter timing diagram with prescaler division change from 1 to 2

Timerclock = CK_CNT
Counter register
Update event (UEV)
Prescaler control register
Prescaler buffer
Prescaler counter

Figure 42. Counter timing diagram with prescaler division change from 1 to 4

Timerclock = CK_CNT
Update event (UEV)
Prescaler control register
Prescaler counter
216/709
CK_PSC
CEN
F7
Write a new value in TIMx_PSC
CK_PSC
CEN
Counter register
Write a new value in TIMx_PSC
Prescaler buffer
F8
F9
FA FB
FC
0
0
0
F7
F8
F9
FA FB
0
0
0
RM0041 Rev 6
01
00
1
1
0
1
0
1
0
FC
00
3
3
0
1
2
3
0
RM0041
02
03
1
1
0
MS31076V2
01
1
2
3
MS31077V2

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F100 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents