ST STM32L4+ Series Reference Manual page 1893

RM0432
52.6.8 SPI register map
Table 368
Offset Register
SPIx_CR1
0x00
Reset value
SPIx_CR2
0x04
Reset value
SPIx_SR
0x08
Reset value
SPIx_DR
0x0C
Reset value
SPIx_CRCPR
0x10
Reset value
SPIx_RXCRCR
0x14
Reset value
SPIx_TXCRCR
0x18
Reset value
Refer to
shows the SPI register map and reset values.
Table 368. SPI register map and reset values
Section 2.2 on page 91
0 0
0
0 0
0 0
0 0
0 0
for the register boundary addresses.
RM0432 Rev 6
Serial peripheral interface (SPI)
BR [2:0]
0 0 0 0 0 0 0 0 0
DS[3:0]
0 0 0 1 1 1 0 0 0
0 0 0 0 0 0 0 0
DR[15:0]
0 0 0 0 0 0 0 0 0
CRCPOLY[15:0]
0 0 0 0 0 0 0 0 0
RXCRC[15:0]
0 0 0 0 0 0 0 0 0
TXCRC[15:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 1 0
0 0 0 0 0
0 0 1 1 1
0 0 0 0 0
0 0 0 0 0
1893/2301
1893