Peripheral Sfrs - Intel 8XC196K Series User Manual

Table of Contents

Advertisement

8XC196K x , J x , CA USER'S MANUAL
4.1.5.2

Peripheral SFRs

Locations 1F00–1FDFH provide access to the peripheral SFRs (Table 4-4). Locations in this
range that are omitted from the table are reserved. The peripheral SFRs are I/O control registers;
they are physically located in the on-chip peripherals. These peripheral SFRs can be windowed
and they can be addressed either as words or bytes, except as noted in Table 4-4.
The peripheral SFRs are accessed directly, without using the memory controller, so instructions
that operate on these SFRs execute as they would if they were operating on the register file.
Some peripheral SFRs are implemented differently in the 87C196CA,
8XC196Jx, and 8XC196Kx devices. The individual SFR descriptions
throughout this manual note the differences.
4-6
NOTE

Advertisement

Table of Contents
loading

Table of Contents