Intel 8XC196K Series User Manual page 441

Table of Contents

Advertisement

8XC196K x , J x , CA USER'S MANUAL
Opcode
x0
SKIP
0x
1x
2x
3x
bit 0
4x
di
5x
di
6x
di
7x
di
8x
di
9x
di
Ax
di
Bx
di
Cx
ST
di
Dx
JNST
Ex
DJNZ
Fx
RET
NOTE: The first digit of the opcode is listed vertically, and the second digit is listed horizontally. The
related instruction mnemonic is shown at the intersection of the two digits. Shading indicates
reserved opcodes. If the CPU attempts to execute an unimplemented opcode, an interrupt
occurs. For more information, see "Unimplemented Opcode" on page 5-6.
A-2
Table A-1. Opcode Map (Left Half)
x1
x2
CLR
NOT
CLRB
NOTB
NEGB
bit 1
bit 2
AND 3op
im
in
ANDB 3op
im
in
AND 2op
im
in
ANDB 2op
im
in
OR
im
in
ORB
im
in
LD
im
in
LDB
im
in
BMOV
ST
in
JNH
JGT
DJNZW
TIJMP
PUSHF
POPF
x3
x4
NEG
XCH
DEC
di
XCHB
DECB
di
SJMP
JBC
bit 3
bit 4
bit 5
ix
di
ix
di
ix
di
ix
di
ix
di
ix
di
ix
di
ix
di
STB
CMPL
ix
di
JNC
JNVT
JNV
BR
in
PUSHA
POPA
x5
x6
x7
EXT
INC
EXTB
INCB
bit 6
bit 7
ADD 3op
im
in
ix
ADDB 3op
im
in
ix
ADD 2op
im
in
ix
ADDB 2op
im
in
ix
XOR
im
in
ix
XORB
im
in
ix
ADDC
im
in
ix
ADDCB
im
in
ix
STB
in
ix
JGE
JNE
LJMP
IDLPD
TRAP

Advertisement

Table of Contents
loading

Table of Contents