Special Operating Mode Signals And Registers - Intel 8XC196K Series User Manual

Table of Contents

Advertisement

The 8XC196Kx, Jx, and CA have two power saving modes: idle and powerdown. They also pro-
vide an on-circuit emulation (ONCE) mode that electrically isolates the device from the other sys-
tem components. This chapter describes each mode and explains how to enter and exit each.
(Refer to Appendix A for descriptions of the instructions discussed in this chapter, to Appendix
B for descriptions of signal status during each mode, and to Appendix C for details about the reg-
isters.)

14.1 SPECIAL OPERATING MODE SIGNALS AND REGISTERS

Table 14-1 lists the signals and Table 14-2 lists the registers that are mentioned in this chapter.
Signal
Port Pin
Name
P2.7
CLKOUT
P2.2
EXTINT
P5.4
ONCE#
(KR, KQ)
P2.6
(J x , CA,
KT, KS)
SPECIAL OPERATING MODES
Table 14-1. Operating Mode Control Signals
Type
O
Clock Output
NOTE: Output of the internal clock generator. The CLKOUT fre-
quency is ½ the oscillator input frequency (XTAL1). CLKOUT
has a 50% duty cycle.
I
External Interrupt
In normal operating mode, a rising edge on EXTINT sets the EXTINT
interrupt pending bit. EXTINT is sampled during phase 2 (CLKOUT
high). The minimum high time is one state time.
If the chip is in idle mode and if EXTINT is enabled, a rising edge on
EXTINT brings the chip back to normal operation, where the first
action is to execute the EXTINT service routine. After completion of
the service routine, execution resumes at the the IDLPD instruction
following the one that put the device into idle mode.
In powerdown mode, asserting EXTINT causes the chip to return to
normal operating mode. If EXTINT is enabled, the EXTINT service
routine is executed. Otherwise, execution continues at the instruction
following the IDLPD instruction that put the device into powerdown
mode.
I
On-circuit Emulation
Holding ONCE# low during the rising edge of RESET# places the
device into on-circuit emulation (ONCE) mode. This mode puts all pins
into a high-impedance state, thereby isolating the device from other
components in the system. The value of ONCE# is latched when the
RESET# pin goes inactive. While the device is in ONCE mode, you
can debug the system using a clip-on emulator. To exit ONCE mode,
reset the device by pulling the RESET# signal low. To prevent
inadvertent entry into ONCE mode, configure this pin as an output.
CHAPTER 14
Description
14-1

Advertisement

Table of Contents
loading

Table of Contents