Intel 8XC196K Series User Manual page 649

Table of Contents

Advertisement

Timer, watchdog‚ See watchdog timer
Timer/counters, 2-10, 10-6, 10-7
and PWM, 10-14, 10-15, 10-16
cascading, 10-7
configuring pins, 10-2
count rate, 10-7
resolution, 10-7
SFRs, 10-3
See also EPA
TIMER1, 10-5, C-90
TIMER2, 10-5, C-90
Timing
BUSWIDTH, 15-10
dump-word routine, 16-25
HLDA#, 15-17
HOLD#, 15-17
instruction execution, A-54–A-55
internal, 2-7, 2-8
interrupt latency, 5-7–5-10, 5-24
program-word routine, 16-23
PTS cycles, 5-10
READY, 15-15
selectable bus-timing
See bus-timing modes
SIO port mode 0, 7-5
SIO port mode 1, 7-6
SIO port mode 2, 7-7
SIO port mode 3, 7-7
slave port, 9-10, 9-13
slave programming routines, 16-23, 16-25
write-strobe mode, 15-24
Training, 1-11
TRAP instruction, 5-6, A-2, A-40, A-47, A-51
TXCAN, B-18
TXD, 7-2, 16-12, B-18
and SIO port mode 0, 7-4
U
UART, 2-9, 7-1
Unimplemented opcode interrupt, 3-11, 5-4, 5-6,
5-8
Units of measure, defined, 1-5
Universal asynchronous receiver and transmitter‚
See UART
UPROM, 16-6
programming, 16-6–16-7
USFR, 16-7
Index-14
V
V
, 13-1, B-18
CC
and programming modes, 16-14
V
, 13-1, 14-2, 16-13, B-18
PP
and programming modes, 16-14
hardware considerations, 14-7
idle, powerdown, reset status, B-20, B-22,
B-23
V
, 11-5, 13-1, B-18
REF
V
, 13-1, B-18
SS
and programming modes, 16-14
W
Wait states, 15-14–15-16
controlling, 15-15
Watchdog timer, 2-11, 3-11, 3-12, 13-9, 13-12
and idle mode, 14-4
WDE bit, 13-12
Window selection register, See WSR
Windowing, 4-13–4-23
examples, 4-20–4-23
See also windows
Windows, 4-13–4-23
addressing, 4-20, 4-21
and addressing modes, 4-23
and memory-mapped SFRs, 4-18
base address, 4-17, 4-20
locations that cannot be windowed, 4-18
offset address, 4-17
selecting, 4-14
setting up with linker loader, 4-21
WSR values and direct addresses, 4-18
WORD, defined, 3-2
World Wide Web, 1-10
WR#, 15-4, B-18
during bus hold, 15-17
idle, powerdown, reset status, B-20, B-21,
B-23
WRH#, 15-2, 15-4, B-19
Write-strobe mode timing, 15-24
WRL#, 15-4, B-19
WSR, 4-14, 15-19
X
X, defined, 1-5
XCH instruction, A-2, A-3, A-40, A-42, A-50,
A-57

Advertisement

Table of Contents
loading

Table of Contents