Controlling Access To Internal Memory; Controlling Access To The Otprom During Normal Operation - Intel 8XC196K Series User Manual

Table of Contents

Advertisement

8XC196K x , J x , CA USER'S MANUAL

16.3.1 Controlling Access to Internal Memory

The lock bits in the chip configuration register (CCR0) control access to the OTPROM. The reset
sequence loads the CCRs from the CCBs for normal operation and from the PCCBs when enter-
ing programming modes. You can program the CCBs using any of the programming methods, but
only slave programming mode allows you to program the PCCBs.
The developers have made a substantial effort to provide an adequate program
protection scheme. However, Intel cannot and does not guarantee that these
protection methods will always prevent unauthorized access.
16.3.1.1

Controlling Access to the OTPROM During Normal Operation

During normal operation, the lock bits in CCB0 control read and write accesses to the OTPROM.
Table 16-3 describes the options. You can program the CCBs using any of the programming
methods.
Table 16-3. Memory Protection for Normal Operating Mode
Read Protect
Write Protect
LOC1 (CCR0.7)
LOC0 (CCR0.6)
1
1
0
0
Clearing CCB0.6 enables write protection. With write protection enabled, a write attempt causes
the bus controller to cycle through the write sequence, but it does not enable V
the OTPROM. This protects the entire OTPROM array from inadvertent or unauthorized pro-
gramming.
Clearing CCB0.7 enables read protection and also write protects the security key to protect it
from being overwritten. With read protection enabled, the bus controller will not read from pro-
tected areas of OTPROM. An attempt to load the slave program counter with an external address
causes the device to reset itself. Because the slave program counter can be as much as four bytes
ahead of the CPU program counter, the bus controller might prevent code execution from the last
four bytes of internal memory. The interrupt vectors and CCBs are not read protected because
interrupts can occur even when executing from external memory.
16-4
NOTE
1
No protection. Run-time programming is permitted, and the entire
OTPROM array can be read.
0
Write protection only. Run-time programming is disabled, but the
entire OTPROM array can be read.
1
Read protection. Run-time programming is disabled. If program
execution is external, only the interrupt vectors and CCBs can be
read. The security key is write protected.
0
Read and write protection. Run-time programming is disabled. If
program execution is external, only the interrupt vectors and CCBs
can be read.
Protection Status
or write data to
PP

Advertisement

Table of Contents
loading

Table of Contents