Intel 8XC196K Series User Manual page 625

8XC196K x , J x , CA USER'S MANUAL
feedthrough
FET
full-scale error
hold latency
ideal characteristic
input leakage
input series resistance
integer
INTEGER
interrupt controller
interrupt latency
interrupt service routine
Glossary-4
The attenuation from an input voltage on the selected
channel to the A/D output after the sample window
closes. The ability of the A/D converter to reject an
input on its selected channel after the sample window
closes.
Field-effect transistor.
The difference between the ideal and actual input
voltage corresponding to the final (full-scale) code
transition of an A/D converter.
The time it takes the microcontroller to assert HLDA#
after an external device asserts HOLD#.
The characteristic of an ideal A/D converter. An ideal
characteristic is unique: its first code transition occurs
when the input voltage is 0.5 LSB, its full-scale (final)
code transition occurs when the input voltage is 1.5
LSB less than the full-scale reference, and its code
widths are all exactly 1.0 LSB. These properties result
in a conversion without zero offset, full-scale, or
linearity errors. Quantizing error is the only error
seen in an ideal A/D converter.
Current leakage from an input pin to power or ground.
The effective series resistance from an analog input
pin to the sample capacitor of an A/D converter.
Any member of the set consisting of the positive and
negative whole numbers and zero.
A 16-bit, signed variable with values from –2
15
through +2 –1.
The module responsible for handling interrupts that
are to be serviced by interrupt service routines that
you provide. Also called the programmable interrupt
controller (PIC).
The total delay between the time that an interrupt is
generated (not acknowledged) and the time that the
device begins executing the interrupt service routine
or PTS routine.
A software routine that you provide to service a
standard interrupt. See also PTS routine.
15