Related Manuals for Intel MAX 10 JTAG
Summary of Contents for Intel MAX 10 JTAG
- Page 1 ® ® Intel 10 JTAG Boundary-Scan Testing User Guide Subscribe UG-M10JTAG | 2019.05.10 Send Feedback Latest document on the web: HTML...
-
Page 2: Table Of Contents
4. I/O Voltage Support in the JTAG Chain................. 10 5. Enabling and Disabling JTAG BST Circuitry..............11 6. Guidelines for JTAG BST....................12 7. Boundary-Scan Description Language Support............. 13 A. Document Revision History for the Intel MAX 10 JTAG Boundary-Scan Testing User Guide....................... 14 ® ®... -
Page 3: Intel ® Max ® 10 Jtag Bst Overview
Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. -
Page 4: Jtag Bst Architecture
Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. -
Page 5: Jtag Boundary-Scan Register
The boundary-scan register consists of 3-bit peripheral elements that are associated with Intel MAX 10 I/O pins. 2.3.1. Boundary-Scan Cells in Intel MAX 10 I/O Pin The Intel MAX 10 3-bit BSC contains the following registers: •... - Page 6 2. JTAG BST Architecture UG-M10JTAG | 2019.05.10 Figure 2. User I/O BSC with JTAG BST Circuitry for Intel MAX 10 Devices The TAP controller generates the global control signals internally for the JTAG BST registers, shift clock . The instruction register generates the signal.
-
Page 7: Bst Operation Control
Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. -
Page 8: Jtag Secure Mode
3. BST Operation Control UG-M10JTAG | 2019.05.10 Table 5. IDCODE Information for Intel MAX 10 Devices Device Device Supply Option Version (4 Part Number (16 Bits) Manufacturer Identity LSB (1 Bits) (11 Bits) Bit) Single-supply 10M02 0000 0011 0001 1000 0001... -
Page 9: Jtag Instructions
00 0000 1100 • Allows you to define the scan chain between the pins in the Intel MAX USER0 10 logic array. • Use this instruction for custom logic and JTAG interfaces. -
Page 10: I/O Voltage Support In The Jtag Chain
Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. -
Page 11: Enabling And Disabling Jtag Bst Circuitry
Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. -
Page 12: Guidelines For Jtag Bst
Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. -
Page 13: Boundary-Scan Description Language Support
Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. -
Page 14: Document Revision History For The Intel Max 10 Jtag Boundary-Scan Testing User Guide
Intel's standard warranty, but reserves the right to make changes to any products and services Registered at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.