NXP Semiconductors PN7462 series User Manual page 90

Table of Contents

Advertisement

NXP Semiconductors
Bit
Symbol
3
RESERVED
2
SUSPEND
1
STANDBY
0
SOFT_RESET
Table 84. PCR_CLK_CFG_REG (address offset 0x30)
Bit
Symbol
31
RESERVED
30
EECTRL_SYS_GATING_E
NABLE
29
EECTRL_PF_GATING_EN
ABLE
28
EECTRL_EEPROM_GATIN
G_ENABLE
27
IPCLOCK_CTIF_ENABLE
26
IPCLOCK_HSUART_ENAB
LE
25
IPCLOCK_SPIM_ENABLE
24
IPCLOCK_I2CM_ENABLE
23
CLOCK_CTIF_ENABLE
22
I2CM_CLOCK_GATING_EN
ABLE
21
CPU_CLKREQ_ENABLE
20
AUTOMATIC_CLOCKSTOP
_AT_IDLE_ENABLE
19
CLOCK_SPIM_ENABLE
18
RESERVED
17
CLOCK_HOSTIF_ENABLE
UM10858
User manual
COMPANY PUBLIC
Access
Value
Description
1: Clear the boot register
-x
0x00
Reserved
Enables entering suspend mode
-x
0x00
1: Enter suspend mode
entering standby mode
-x
0x00
1: Enter standby mode
Trigger Soft Reset Source
1: Provide soft reset to the device
-x
0x00
Access
Value
Description
rw
0x00
Reserved
rw
0x00
1: EEPROM controller system clock gating enable
0: EEPROM controller system clock gating disable
rw
0x00
1: EEPROM controller page flash clock gating enable
0: EEPROM controller page flash clock gating disable
rw
0x00
1: EEPROM controller automatic clock gating enable
0: EEPROM controller automatic clock gating disable
rw
0x00
1: Enable contact interface IP clock
0: Disable contact interface IP clock
rw
0x00
1- Enable high speed UART IP clock
0: Disable high speed UART IP clock
rw
0x00
1: Enable SPI master UART IP clock
0: Disable SPI master UART IP clock
rw
0x00
1: Enable I2C master UART IP clock
0: Disable I2C master UART IP clock
rw
1: Enable contact source for Contact interface
0x01
0: Disable contact source for Contact interface
rw
1: Enable clock source for I2C master
0x00
0: Disable clock source for I2C master
rw
1: Enable the automatic clock request for ROM and RAM
0x00
via the CPU
rw
1: Enable automatic clock gating for CRC, EECTRL,
0x00
RNG and ROM when cpu is in idle mode
rw
1: Enable clock source for SPIM
0x01
0: Disable clock source for SPIM
rw
0x00
Reserved
rw
1: Enable clock source for HOSTIF
0x01
0: Disable clock source for HOSTIF
All information provided in this document is subject to legal disclaimers.
Rev. 1.4 — 14 May 2018
314514
UM10858
PN7462 family HW user manual
© NXP B.V. 2018. All rights reserved.
90 of 345

Advertisement

Table of Contents
loading

Table of Contents