NXP Semiconductors PN7462 series User Manual page 65

Table of Contents

Advertisement

NXP Semiconductors
Name
CLKGEN_USB_PLL_NDEC_PDE
C_WO_SOFTDEC_REG
7.6.1 PLL Control Register (CLKGEN_USB_PLL_CONTROL_REG - 000Ch)
The CLKGEN_USB_PLL_CONTROL_REG register contains the bits that enable and
connect PLL1. Enabling USB PLL allows it to attempt to lock to the current settings of the
multiplier and divider values. Connecting USB PLL causes the USB subsystem to run
from the USB PLL output clock. The USB PLL must be set up, enabled, and lock
established before it may be used as a clock source for the USB.
Table 57. CLKGEN_USB_PLL_CONTROL_REG (address 000Ch)
Bit
Symbol
31
RESERVED
30
USB_PLL_MNPSEL
29:28
USB_PLL_CLKOUT_SELECT
27:26
USB_PLL_REF_CLK_SELECT
25
USB_PLL_LOCK_BYPASS
24
USB_PLL_MNP_DEC_SELECTIO
N
23:19
USB_PLL_INSELP
18:15
USB_PLL_INSELI
14:11
USB_PLL_INSELR
10
USB_PLL_BANDSEL
UM10858
User manual
COMPANY PUBLIC
Address
Width
Access
offset
(bits)
0014h
32
R/W
Access
Value
R/W
0x00
R/W
0x00
R/W
0x00
R/W
0x00
R/W
0x00
R/W
0x00
R/W
0x1F
R/W
0x02
R/W
0x00
R/W
0x00
All information provided in this document is subject to legal disclaimers.
Rev. 1.4 — 14 May 2018
314514
PN7462 family HW user manual
Reset value
Description
00000000h
PLL N and P decoded divider
ratio when the soft decoder is not
used
Description
Reserved
M,N,P selection values for the Soft Decoder
0: M=600,N=113,P=3
1: M=92,N=13,P=4
00: USB_PLL output clock 2
01: USB_PLL_clkin
10: tie '0'
11: tie '0'
Selects the reference clock for USB PLL
00: clk_input_buffer
01: clk_xtal
10: tie '0'
11: tie '0'
1: Bypass the USB_PLL lock output
1: M,N,P divider ratio are not coming from the soft
decoder but from the
CLKGEN_USB_PLL_MDEC_WO_SOFTDEC and
CLKGEN_USB_PLL_NDEC_PDEC_WO_SOFTDEC
registers
0: M, N, P divider ratio are taken from the Soft Decoder
select the bandwidth (don't care if
USB_PLL_BANDSEL='0')
select the bandwidth (don't care if
USB_PLL_BANDSEL='0')
select the bandwidth (don't care if
USB_PLL_BANDSEL='0')
bandwidth adjustment (to modify externally the
bandwidth of the USB_PLL)
UM10858
© NXP B.V. 2018. All rights reserved.
65 of 345

Advertisement

Table of Contents
loading

Table of Contents