Register Overview - NXP Semiconductors PN7462 series User Manual

NXP Semiconductors
Table 5.
Address
Width
32- bit access

3.6 Register overview

Table 6. Clock generator register overview
Name
EE_CTRL
EE_DYN
EE_STAT_DAT
EE_STAT_COD
EE_CRC_DAT
EE_CRC_DAT_ADDR
EE_CRC_1_COD_INIT
EE_CRC_1_COD
EE_CRC_1_COD_ADDR
EE_CRC_0_COD_INIT
EE_CRC_0_COD
EE_CRC_0_COD_ADDR
RESERVED
RESERVED
RESERVED
EE_TRIMM
RESERVED
EE_ECC_PF_AHB_ERROR_ADD
R
Unused
EE_INT_CLR_ENABLE
EE_INT_SET_ENABLE
EE_INT_STATUS
EE_INT_ENABLE
UM10858
User manual
COMPANY PUBLIC
Wait states for read access on EEPROM
Wait states FAST mode
AHB
clock cycles
2
Address Width Access
offset (bits)
0000h 32 R/W
0004h 32 W
0008h 32 R
000Ch 32 R
0010h 32 R
0014h 32 R/W
0018h 32 R/W
001Ch 32 R
0020h 32 R/W
0024h 32 R/W
0028h 32 R
002Ch 32 R/W
0030h 32 R/W
0034h 32 R/W
0038h 32 R/W
003Ch 32 R/W
0040h 32 R
0044h 32 R
0048h 32 -
-
0FD4h
0FD8h 32 W
0FDCh 32 W
0FE0h 32 R
0FE4h 32 R
All information provided in this document is subject to legal disclaimers.
Rev. 1.4 — 14 May 2018
314514
PN7462 family HW user manual
Wait states SLOW mode
ns AHB
(20 MHz Clock) clock cycles
100 3
Reset value Description
001F_0000h EECTRL general control register
0000_0000h EECTRL dynamic control register
0X00_0000h EEPROM status register
0000_0000h FLASH status register
FFFF_FFFFh EEPROM CRC value
0FFF_0000h EEPROM CRC start/end
Addresses
FFFF_FFFFh FLASH
FFFF_FFFFh FLASH_1 CRC value
4FFF_0000h FLASH_1 CRC start/end address
FFFF_FFFFh FLAH_0 CRC Init value
FFFF_FFFFh FLASH_0 CRC value
4FFF_0000h FLASH_0 CRC start/end
Addresses
0000_0000h Reserved
0000_0000h Reserved
0000_0000h Reserved
0000_0000h EEPROM/PFLASH trimming
values
6000_01ACh Reserved
0000_0000h FLASH ECC Error address
- Unused
0000_0000h Interrupt CLR_ENABLE
commands
0000_0000h Interrupt SET_ENABLE
commands
0000_0000h Interrupt STATUS commands
0000_0000h Interrupt ENABLE commands
UM10858
ns
(20 MHz Clock)
150
_1 CRC init value
© NXP B.V. 2018. All rights reserved.
19 of 345