NXP Semiconductors PN7462 series User Manual page 284

Table of Contents

Advertisement

NXP Semiconductors
The buffer manager reads the first word from the TX buffer to get the number of bytes to
send. It then reads out this number of payload bytes, starting from the second word in the
buffer. The contents of the first word (number of bytes) is not sent.
14.3.4.4 NCI modes
The possible NCI modes with corresponding register settings are summarized in
321.
Table 321.
Mode Name
Options
CRC
NCI over
N
I2C (no
CRC)
NCI over
Y
I2C
(with CRC)
NCI over
N
SPI (no
CRC)
NCI over
Y
SPI (with
CRC)
NCI over
N
HSU (no
CRC)
UM10858
User manual
COMPANY PUBLIC
Summary of possible NCI modes
Length
BUFFER_
NCI_MODE NCI_CRC_
Info
FORMAT
N
0
1
Y
0
1
N
0
1
Y
0
1
N
0
1
All information provided in this document is subject to legal disclaimers.
Rev. 1.4 — 14 May 2018
HOSTIF_CONTROL_REG
NCI_LENGTH_
DISABLE
MODE
1
1
0
0
1
1
0
0
1
1
314514
UM10858
PN7462 family HW user manual
Description
No additional transport layer
specified by NCI
Number of received bytes
stored in RX Length register
Number of transmitted bytes
stored in TX Length register
Supported but not required for
NCI
Uses HDLL (half-duplex)
implementation
Transport mapping:
Existing 1-byte header as used
in HDLL mode in Tx mode
New extra byte in Rx mode
Number of bytes received
stored in RX Length register
Number of bytes to transmit
stored in TX Length register
Uses HDLL (half-duplex)
implementation
Transport mapping:
Existing 1-byte header as used
in HDLL mode in Tx mode
No extra byte in Rx mode
No additional transport layer
specified by NCI
Number of bytes received
stored in RX Length register
Number of bytes to transmit
stored in TX Length register
Special attention to the fact
that all wake-up bytes are
stored into memory and
counted in length register.
© NXP B.V. 2018. All rights reserved.
Table
284 of 345

Advertisement

Table of Contents
loading

Table of Contents