NXP Semiconductors PN7462 series User Manual page 252

Table of Contents

Advertisement

NXP Semiconductors
14.2.3 Pin description
Table 293. SPI pin description
Pin Name
SCK0/1
SSEL0/1
MISO0/1
MOSI0/1
14.2.4 Configuring the SPI interface
The following parameters can be configured via the register SPIM_CONFIG_REG:
• NSS Polarity: defines the level of activity for NSS (0 by default for NSS active low)
• NSS Pulses: a 1 on this field (0 by default) means the SPI master will generate
These parameters are not allowed to be changed during an on-going SPI transmission.
Following figure shows the SPI protocol with CPHA = 0 & NSS_PULSE = 0:
Following Figure shows the SPI protocol CPHA = 1& NSS_PULSE = 0
UM10858
User manual
COMPANY PUBLIC
Pin description
Serial Clock is clock signal, which is used to synchronize the transfer of
data between master and slave. It can be programmed to be always
active high or active low, and it will only switch during a data transfer.
Slave Select is used to wake up the slave or in case of multiple slaves
and select the slave to talk to
Master In Slave Out signal transfers serial data from the slave to the
master and deals with different situation, depending on whether the
SPI is a slave a master or not selected by the Slave Select.
Master Out Slave in signal transfers serial data from the master to the
slave. And handles different cases, where the SPI is either the master
or the slave
pulses between every byte.
Fig 49. SPI protocol with CPHA = 0 & NSS_PULSE = 0
All information provided in this document is subject to legal disclaimers.
Rev. 1.4 — 14 May 2018
314514
UM10858
PN7462 family HW user manual
© NXP B.V. 2018. All rights reserved.
252 of 345

Advertisement

Table of Contents
loading

Table of Contents