NXP Semiconductors PN7462 series User Manual page 190

Table of Contents

Advertisement

NXP Semiconductors
Bit
Symbol
5
STATE_CHANGE_IRQ_SET_
ENABLE
4
CARD_ACTIVATED_IRQ_SE
T_ ENABLE
3
MODE_DETECTED_IRQ_SE
T_ENABLE
2
IDLE_IRQ_SET_ENABLE
1
TX_IRQ_SET_ENABLE
0
RX_IRQ_SET_ENABLE
[1]
Bit-field are either set by HAL or use default value from CLIF EEPROM default settings
Table 239. CLIF_INT_STATUS_REG register (address 3FE0h)
* = reset value
Bit
Symbol
31:30
RESERVED
29
AGC_RFOFF_DET_ IRQ
28
TX_DATA_REQ_IRQ
27
RX_DATA_AV_IRQ
26
RX_BUFFER_OVERFLOW_I
RQ
25
TX_WATERLEVEL_IRQ
24
RX_WATERLEVEL_IRQ
23
RESERVED
22
RX_SC_DET_IRQ
UM10858
User manual
COMPANY PUBLIC
Access
Value
Description
W
0, 1
Writing 1 to this register does set the corresponding IRQ
ENABLE flag
W
0, 1
Writing 1 to this register does set the corresponding IRQ
ENABLE flag
W
0, 1
Writing 1 to this register does set the corresponding IRQ
ENABLE flag
W
0, 1
Writing 1 to this register does set the corresponding IRQ
ENABLE flag
Writing 1 to this register does set the corresponding IRQ
W
0, 1
ENABLE flag
W
0, 1
Writing 1 to this register does set the corresponding IRQ
ENABLE flag
Access
Value
Description
R
0
Reserved
R
0, 1
Set to 1 by hardware, when the AGC has detected the
external RF-Field was switched off while transmitting in
SL-ALM mode.
Note: Only valid if the detection mode is enabled with the
register bit-field AGC_RF_DETECT_SEL.
R
0*, 1
Set to 1 by hardware, when the Buffer Manager requests
data for transmission from RAM.
Note: Only valid if the bit DIRECT_DATA_ACCESS_
ENABLE is set to 1
R
0*, 1
Set to 1 by hardware, when the Buffer Manager holds
received data from reception to be written to RAM.
Note: Only valid if the bit DIRECT_DATA_ACCESS_
ENABLE is set to 1
R
0*, 1
Set to 1 by hardware, when the number of bytes received
exceeds the size of the RX buffer.
Note: Reception is stopped in that case.
Note: If RX_MULTIPLE is set to 1 this IRQ is raised when
the sum of all frames exceed the RX buffer size
R
0*, 1
Set to 1 by hardware, when the number of bytes transmitted
is equal to the TX_WATERLEVEL
R
0*, 1
Set to 1 by hardware, when the number of bytes received is
equal to the RX_WATERLEVEL
R
0
Reserved
R
0*, 1
Set to 1 by hardware, when in reader mode a subcarrier is
detected
All information provided in this document is subject to legal disclaimers.
Rev. 1.4 — 14 May 2018
314514
UM10858
PN7462 family HW user manual
© NXP B.V. 2018. All rights reserved.
190 of 345

Advertisement

Table of Contents
loading

Table of Contents