CHAPTER 6 LOW POWER CONSUMPTION MODE
Figure 6.5-2 Release of PLL Sleep Mode (by External Reset)
RSTX pin
Sleep mode
Main clock
Oscillating
PLL clock
Oscillating
PLL clock
CPU clock
Inactive
Reset sequence
Execution
CPU operation
Sleep mode released.
Reset cleared.
101