Power-On Transition To Deep Sleep Mode; Transitions From Deep Sleep Mode; Transition From Deep Sleep To Big Sleep Mode - Texas Instruments OMAP5912 Reference Manual

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

1.10

Power-on Transition to Deep Sleep Mode

1.11

Transitions From Deep Sleep Mode

1.11.1

Transition from Deep Sleep to Big Sleep Mode

Table 2.
Initiators to Deep Sleep −> Big Sleep Transition
CONF_CAM_CLKMUX_R (register)
CONF_MOD_UART1_CLK_MODE_R (register)
CONF_MOD_UART2_CLK_MODE_R (register)
CONF_MOD_UART3_CLK_MODE_R (register)
CONF_MOD_USB_HOST_HHC_UHOST_EN_R (register)
CONF_MOD_MMC_SD_CLK_REQ_R (register)
SPRU753A
At power-up, namely when the power-up input signal PWRON_RESET is
asserted low, the ULPD FSM1 enters deep sleep mode.
In this case, the LOW_PWR signal is reset to inactive state 1.
When PWRON_RESET is released, the FSM automatically switches from
deep sleep to awake.
The transition follows this procedure:
1) PWRON_RESET is asserted low, and LOW_PWR is reset to 1 (inactive).
2) FSM enters the deep sleep mode and stays in this mode until the
PWRON_RESET signal is released.
In deep sleep mode, the FSM monitors the OMAP3.2 wake-up request and
external clock requests. OMAP3.2 propagates asynchronously unmasked
peripheral interrupts to generate a wake-up request.
External clock requests and the OMAP3.2 wake-up request are respectively
initiators of deep sleep to big sleep and deep sleep to awake transitions. The
power-up reset initiates a transition from deep sleep to awake.
Transition to big sleep state occurs when there is at least one specific external
clock request (see Table 2).
Transition from Deep Sleep to Big Sleep
External Clock Request
External Clock Request (Continued)
Ultralow-Power Device
CAMERA I/F
UART1
UART2
UART3
USB OTG
MMC/SDIO1
Power Management
25

Advertisement

Table of Contents
loading

Table of Contents