Peripheral Register Addresses - Texas Instruments OMAP5912 Reference Manual

Multimedia processor device overview and architecture

Hide thumbs Also See for OMAP5912:

Table of Contents

Peripheral Register Addresses

I/O Spaces (Continued)

The DSP CPU and the DMA controller can access several classes of

peripheral devices:

DSP private peripherals

Three general-purpose timers

A watchdog timer

32-kHz synchronization timer

OMAP5912 TIPB switch

DSP MPUI register

DSP Subsystem

Table of Contents