Rtc Split Power; Global Reset - Texas Instruments OMAP5912 Reference Manual

Multimedia processor device overview and architecture

Hide thumbs Also See for OMAP5912:

Table of Contents

RTC Split Power

RTC split power is available with reset mode 0 only. The RTC power domain

is split from the core power domain so that the real-time clock and its

associated oscillator can continue to run off of the battery while the MPU

subsystem is completely powered off. With RTC split power, PWRON_RESET

acts as a battery power-on reset while RTC_ON_OFF is used to subsequently

reset the MPU subsystem without disrupting the time stored in the RTC.

Table 3 summarizes sources and status bits for global resets. The table

groups some peripherals into general classes. Peripheral classes group

peripherals based on the source of the reset input. For example, a Class-1

module resets directly from the cold, power-on reset while a Class-2 peripheral

(module) resets from the MPU subsystem. See Figure 1 and Table 5 for more

information on peripheral classes.

Reset Architecture

Initialization

Table of Contents