Sbg484 Package Placement Diagram - Xilinx 7 Series User Manual

Fpgas gtp transceivers
Hide thumbs Also See for 7 Series:
Table of Contents

Advertisement

SBG484 Package Placement Diagram

Figure A-8
X-Ref Target - Figure A-8
7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
show the placement diagram for the SBG484 package.
XC7A200T:
GTPE2_CHANNEL_X0Y7
XC7A200T:
GTPE2_CHANNEL_X0Y6
XC7A200T:
GTPE2_COMMON_X0Y1
XC7A200T:
GTPE2_CHANNEL_X0Y5
XC7A200T:
GTPE2_CHANNEL_X0Y4
Figure A-8: Placement Diagram for the SBG484 Package
www.xilinx.com
SBG484 Package Placement Diagram
D7
MGTPTXP3_216
C7
MGTPTXN3_216
D9
MGTPRXP3_216
C9
MGTPRXN3_216
B6
MGTPTXP2_216
A6
MGTPTXN2_216
B10
MGTPRXP2_216
A10
MGTPRXN2_216
F10
MGTREFCLK1P_216
E10
MGTREFCLK1N_216
F6
MGTREFCLK0P_216
E6
MGTREFCLK0N_216
D5
MGTPTXP1_216
C5
MGTPTXN1_216
D11
MGTPRXP1_216
C11
MGTPRXN1_216
B4
MGTPTXP0_216
A4
MGTPTXN0_216
B8
MGTPRXP0_216
A8
MGTPRXN0_216
UG482_aA_04_021113
Send Feedback
245

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents