Xilinx 7 Series User Manual page 192

Fpgas gtp transceivers
Hide thumbs Also See for 7 Series:
Table of Contents

Advertisement

Chapter 4:
Receiver
Ports and Attributes
Table 4-36
Table 4-36: RX Clock Correction Ports
Port
RXBUFRESET
RXBUFSTATUS[2:0]
RXCLKCORCNT[1:0]
RX8B10BEN
Table 4-37
Table 4-37: RX Clock Correction Attributes
Attribute
CBCC_DATA_SOURCE_SEL
192
Send Feedback
defines the ports required by RX clock correction functions.
Dir
Clock Domain
In
Async
Out
RXUSRCLK2
Out
RXUSRCLK2
In
RXUSRCLK2
defines the attributes required by RX channel bonding.
Type
String
This attribute is used together with RX8B10BEN to select the data source for
clock correction and channel bonding.
When RX8B10BEN is High, CBCC_DATA_SOURCE_SEL = DECODED, the
clock correction sequence matches the data decoded after the 8B/10B decoder.
CBCC_DATA_SOURCE_SEL = ENCODED, the clock correction sequence
matches the raw data from the comma detection and realignment block before
the 8B/10B decoder.
When RX8B10BEN is Low, CBCC_DATA_SOURCE_SEL = DECODED is
not supported. CBCC_DATA_SOURCE_SEL = ENCODED, the clock
correction sequence matches the raw data from the comma detection and
realignment block.
www.xilinx.com
Description
Resets the RX elastic buffer and related logic.
Indicates the status of the RX elastic buffer:
000: In nominal operating range where the buffer occupancy is
within the CLK_COR_MIN_LAT and CLK_COR_MAX_LAT
range
001: RX elastic buffer occupancy is less than
CLK_COR_MIN_LAT
010: RX elastic buffer occupancy is greater than
CLK_COR_MAX_LAT
101: RX elastic buffer underflow
110: RX elastic buffer overflow
Reports the clock correction status of the RX elastic buffer when the
first byte of a clock correction sequence is shown in RXDATA.
00: No clock correction
01: One sequence skipped
10: Two sequences skipped
11: One sequence added
Active High to enable the 8B/10B decoder in the GTP transceiver
RX. If 8B/10B decoding is enabled, RX_DATA_WIDTH must be a
multiple of 10 (20, 40). If 8B/10B decoding is not enabled,
RX_DATA_WIDTH must be a multiple of 8 (16, 32).
Description
7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents