Rx Cdr - Xilinx 7 Series User Manual

RX CDR

Functional Description
The RX clock data recovery (CDR) circuit in each GTPE2_CHANNEL transceiver extracts the
recovered clock and data from an incoming data stream.
the CDR block. Clock paths are shown with dotted lines for clarity.
X-Ref Target - Figure 4-16
RXP/N Linear EQ
The GTPE2_CHANNEL transceiver employs phase rotator CDR architecture. Incoming data first
goes through receiver equalization stages. The equalized data is captured by an edge and a data
sampler. The data captured by the data sampler is fed to the CDR state machine and the downstream
transceiver blocks.
The CDR state machine uses the data from both the edge and data samplers to determine the phase
of the incoming data stream and to control the phase interpolators (PIs). The phase for the edge
sampler is locked to the transition region of the data stream while the phase of the data sampler is
positioned in the middle of the data eye.
X-Ref Target - Figure 4-17
The PLL0 or PLL1 provides a base clock to the phase interpolator. The phase interpolator in turn
produces fine, evenly spaced sampling phases to allow the CDR state machine to have fine phase
control. The CDR state machine can track incoming data streams that can have a frequency offset
from the local PLL reference clock.
7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
Edge
Sampler
PI(X)
Data
Sampler
PI(D)
PLL
Figure 4-16: CDR Detail
E
0
D
0
Figure 4-17: CDR Sampler Positions
www.xilinx.com
Figure 4-16 illustrates the architecture of
DEMUX
CDR FSM
DEMUX
E
1
D
1
Send Feedback
RX CDR
RX DATA
Recovered Clock
UG482_c4_06_110911
E
2
UG482_c4_07_110911
141