Xilinx 7 Series User Manual page 99

Figure 3-12
alignment to adjust TXUSRCLK to compensate for temperature and voltage variations.
X-Ref Target - Figure 3-12
Figure 3-12: TX Buffer Bypass Example, Single Lane Mode
Notes relevant to
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Deassert TXPHALIGN.
11. Assert TXDLYEN. This causes TXPHALIGNDONE to be deasserted.
12. Hold TXDLYEN until the rising edge of TXPHALIGNDONE is observed.
13. TX delay alignment continues to adjust TXUSRCLK to compensate for temperature and
Using the TX Phase Alignment to Minimize the TX Lane-to-Lane Skew
The TX phase alignment circuit can also be used to minimize skew between GTP transceivers.
Figure 3-13
domains of multiple GTP transceivers to a common clock source. Figure 3-22 shows multiple GTP
transceiver lanes running before and after TX phase is aligned to a common clock. Before the TX
phase alignment, all XCLKs have an arbitrary phase difference. After TX phase alignment, the only
phase difference is the skew from the common clock, and all lanes transmit data simultaneously as
long as the datapath latency is matched. TXUSRCLK and TXUSRCLK2 for all GTP transceivers
must come from the same source and must be routed through a low skew clocking resource such as
a BUFG for the TX phase alignment circuit to be effective.
7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
shows the required steps to perform the TX phase alignment and use the TX delay
Figure 3-12:
The sequence of events in Figure 3-12
Set the TXSYNC_OVRD attribute to 1'b1.
Set TXPHDLYRESET and TXDLYBYPASS to Low for all lanes.
Set TXPHALIGNEN to High.
Assert TXDLYSRESET. Hold this signal High until TXDLYSRESETDONE is asserted.
Deassert TXDLYSRESET after TXDLYSRESETDONE is asserted.
When TXDLYSRESET is deasserted, assert TXPHINIT. Hold this signal High until the rising
edge of TXPHINITDONE is observed.
Deassert TXPHINIT.
Assert TXPHALIGN. Hold this signal High until the rising edge of TXPHALIGNDONE is
observed.
voltage variations.
shows how the TX phase alignment circuit can reduce lane skew by aligning the XCLK
www.xilinx.com
is not drawn to scale.
Send Feedback
TX Buffer Bypass
UG482_c3_113_040813
99