Xilinx 7 Series User Manual page 137

X-Ref Target - Figure 4-11
X-Ref Target - Figure 4-12
7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
PCIe Gen2
Is RXELECIDLE
Asserted?
Yes
Is Incoming Data
Valid?
No
RX is in Electrical Idle
Figure 4-11: Flowchart for PCIe Gen2
PCIe Gen2 Entry
Is EIOS
Detected?
Yes
Is RXELECIDLE
Detected?
Yes
RX is in Electrical Idle
Figure 4-12: Flowchart for Entry to RX Electrical Idle for PCIe Gen2
www.xilinx.com
RX Out-of-Band Signaling
No
Yes
RX is Not in Electrical Idle
No
No
UG476_c4_113_080712
Send Feedback
UG482_c4_111_020413
137