Xilinx 7 Series User Manual page 63

Fpgas gtp transceivers
Hide thumbs Also See for 7 Series:
Table of Contents

Advertisement

Table 2-24: Power-Down Attributes (Cont'd)
PD_TRANS_TIME_TO_P2
TRANS_TIME_RATE
RX_CLKMUX_PD
TX_CLKMUX_PD
Generic Power-Down Capabilities
The GTP transceiver provides several power-down features that can be used in a wide variety of
applications.
Table 2-25: Basic Power-Down Functions Summary
PLL0 Control
PLL1 Control
TX Power Control
RX Power Control
PLL Power Down
To activate the PLL0 power-down mode, the active-High PLL0PD signal is asserted. Similarly, to
activate the PLL1 power-down mode, the active-High PLL1PD signal is asserted. When either
PLL0PD or PLL1PD is asserted, the corresponding PLL is powered down. As a result, all clocks
derived from the respective PLL are stopped.
During initial configuration and power-on, PLL0/PLL1 must be powered down using the PLL0PD/
PLL1PD port until reference clock edges are detected. PLL0/PLL1 should be powered down if the
reference clock stops. For PLL0-based designs, when PLL1 is not used, PLL1PD can be tied High.
For PLL1-based designs, when PLL0 is not used, the PLL0PD can be tied High.
Recovery from this power state is indicated by the assertion of the corresponding PLL lock signal.
7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
Attribute
Table 2-25
summarizes these capabilities.
Function
Controlled By
PLL0PD
PLL1PD
TXPD[1:0]
RXPD[1:0]
www.xilinx.com
Type
8-bit Hex
Counter settings for programmable
transition time to P2 state for PCIe. The
recommended value from the 7 Series
FPGAs Transceivers Wizard should be
used.
8-bit Hex
Counter settings for programmable
transition time when the rate is changed
using the [TX/RX]RATE pins for all
protocols including the PCIe protocol
(Gen2/Gen1 data rates). The recommended
value from the 7 Series FPGAs Transceivers
Wizard should be used.
1-bit Binary
The recommended value from the 7 Series
FPGAs Transceivers Wizard should be
used.
1-bit Binary
The recommended value from the 7 Series
FPGAs Transceivers Wizard should be
used.
Powers down PLL0.
Powers down PLL1.
The TX of the GTP transceiver.
The RX of the GTP transceiver.
Power Down
Description
Affects
63
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents