Xilinx 7 Series User Manual page 33

Figure 2-6
IBUFDS_GTE2 output (O) to the GTREFCLK0 input port of both GTPE2_COMMON primitive
instances. Such a scenario is only possible in the largest Artix-7 device (XC7A200T-FFG1156) that
contains east and west GTP Quads adjacent to each other.
X-Ref Target - Figure 2-6
GTP Quad
GTPE2_ GTPE2_
CHANNEL CHANNEL
GTPE2_COMMON
GTREFCLK0
IBUFDS_GTE2
Figure 2-6: Two GTP Quads with a Single Shared Reference Clock
When required, as is the case for the design in
necessary adjustments to the east/west routing shown in
necessary pin swapping to the GTPE2_COMMON clock inputs to route the reference clocks
between two Quads.
Multiple External Reference Clock Use Model
In
GTPE2_COMMON have more than one reference clock source, the user design is required to
connect the output of the IBUFDS_GTE2 to the correct clock input ports on the GTPE2_COMMON
primitive.
differential reference clock inputs. Two IBUFDS_GTE2 primitives and a single
GTPE2_COMMON primitive are instantiated.
X-Ref Target - Figure 2-7
7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
shows a single reference clock connected to two GTP Quads. The user connects the
GTPE2_ GTPE2_
CHANNEL CHANNEL
Figure 2-7 and Figure 2-9, because the reference clock multiplexer structures in the
Figure 2-7 shows an example of a single GTP Quad using both of its dedicated
GTP Quad
GTPE2_
CHANNEL
Figure 2-7: Single GTP Quad using Multiple Local Reference Clocks
www.xilinx.com
Reference Clock Selection and Distribution
GTP Quad
GTPE2_ GTPE2_
CHANNEL CHANNEL
GTPE2_COMMON
GTREFCLK0
Figure 2-6, the Xilinx implementation tools make the
Figure 2-2, page
GTPE2_ GTPE2_
CHANNEL CHANNEL
GTPE2_COMMON
GTREFCLK0 GTREFCLK1
IBUFDS_GTE2
GTPE2_ GTPE2_
CHANNEL CHANNEL
UG482_c2_06_110811
26, as well as any
GTPE2_
CHANNEL
IBUFDS_GTE2
UG482_c2_07_110811
Send Feedback
33