Xilinx 7 Series User Manual page 46

Chapter 2: Shared Features
Table 2-16
them in sequential mode. Using TXPMARESET in sequential mode resets everything covered by
GTTXRESET except the TX reset state machine.
Table 2-16: TX Initialization Reset and Component Reset Coverage
in Sequential Mode
Table 2-17
Table 2-17: Recommended Resets for Common Situations
After power up and configuration
After turning on a reference clock to the PLL
being used
After changing the reference clock to the PLL
being used
After assertion/deassertion of
PLL[0/1]PD, for the PLL being used
After assertion/deassertion of TXPD[1:0]
TX rate change
TX parallel clock source reset
After entering or exiting far-end PMA loopback
After entering or exiting near-end PMA
loopback
1. The recommended reset has the smallest impact on the other components of the GTP transceiver.
46
Send Feedback
summarizes all resets available to the GTP transceiver TX and components affected by
Functional Blocks
FPGA TX Fabric Interface
TX 8B/10B Encoder
TX Gearbox
TX Buffer
TX PCS
TX Pattern Generator
TX Polarity Control
TX Out-of-Band Signaling
TX Reset FSM
TX Configuration Driver
TX Receiver Detect for PCI
TX PMA
Express Designs
TX PISO
lists the recommended resets for various situations.
Situation
www.xilinx.com
GTTXRESET TXPMARESET TXPCSRESET
√ √
√ √
√ √
√ √
√ √
√ √
√ √
√
√ √
√ √
√ √
Components
Recommended Reset
to be Reset
Entire TX GTTXRESET
Entire TX GTTXRESET
Entire TX GTTXRESET
Entire TX GTTXRESET
Entire TX GTTXRESET
TX PCS Reset performed automatically
TX PCS TXPCSRESET
Entire TX GTTXRESET
Entire RX GTRXRESET
7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
√
√
√
√
√
√
√
(1)