Xilinx 7 Series User Manual page 274

Appendix D: DRP Address Map of the GTP Transceiver
Table D-2: DRP Map of GTPE2_CHANNEL Primitive (Cont'd)
DRP
DRP Bits
Address
0014
11:6
(Cont'd)
5:0
0014
274
Send Feedback
R/W Attribute Name
R/W SATA_MIN_WAKE
R/W SATA_MIN_INIT
www.xilinx.com
Attribute Attribute
Bits Encoding
35
36
37
38
39
40
41
42
43
44
45
46
47
48
5:0 49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
1
5:0 2
3
7 Series FPGAs GTP Transceivers User Guide
UG482 (v1.9) December 19, 2016
DRP
Encoding
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
1
2
3