Tim5 Option Register (Tim5_Or) - ST STM32F412 Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

General-purpose timers (TIM2 to TIM5)
17.4.20

TIM5 option register (TIM5_OR)

Address offset: 0x50
Reset value: 0x0000
15
14
13
Res.
Res.
Res.
Res.
Bits 15:8 Reserved, must be kept at reset value.
Bits 7:6 TI4_RMP: Timer Input 4 remap
Set and cleared by software.
00: TIM5 Channel4 is connected to the GPIO: Refer to the Alternate function mapping table
in the datasheets.
01: the LSI internal clock is connected to the TIM5_CH4 input for calibration purposes
10: the LSE internal clock is connected to the TIM5_CH4 input for calibration purposes
11: the RTC wakeup interrupt is connected to TIM5_CH4 input for calibration purposes.
Wakeup interrupt should be enabled.
Bits 5:0 Reserved, must be kept at reset value.
542/1163
12
11
10
9
Res.
Res.
Res.
8
7
6
Res.
TI4_RMP
rw
rw
RM0402 Rev 6
5
4
3
2
Res.
Res.
Res.
Res.
RM0402
1
0
Res.
Res.

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F412 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF