Figure 256. Usart Example Of Synchronous Transmission; Figure 257. Usart Data Clock Timing Diagram (M=0) - ST STM32F412 Reference Manual

RM0402 Universal synchronous receiver transmitter (USART) /universal asynchronous receiver
has been written). This means that it is not possible to receive a synchronous data without
transmitting data.
The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. These
bits should not be changed while the transmitter or the receiver is enabled.
It is advised that TE and RE are set in the same instruction in order to minimize the setup
and the hold time of the receiver.
The USART supports master mode only: it cannot receive or send data related to an input
clock (SCLK is always an output).
Idle or preceding
transmission
Clock (CPOL=0, CPHA=0)
Clock (CPOL=0, CPHA=1)
Clock (CPOL=1, CPHA=0)
Clock (CPOL=1, CPHA=1)
Data on TX
(from master)
Data on RX
(from slave)
Capture strobe

Figure 256. USART example of synchronous transmission

USART

Figure 257. USART data clock timing diagram (M=0)

Start
0 1
LSB
Start
0 1
LSB
RM0402 Rev 6
RX Data out
TX Data in
Synchronous device
Clock
SCLK
M bits = 00 (8 data bits)
2 3 4
2 3 4
(e.g. slave SPI)
Idle or next
Stop
transmission
*
*
*
*
5 6 7
Stop
MSB
5 6 7
MSB
*
*LBCL bit controls last data pulse
MSv31158V1
MSv34709V2
789/1163
810