ST STM32F412 Reference Manual page 397

RM0402
Table 91. DFSDM register map and reset values (continued)
Register
Offset
name
DFSDM_
CH2CFGR1
0x40
reset value
DFSDM_
CH2CFGR2
0x44
reset value 0
DFSDM_
CH2AWSCDR
0x48
reset value
DFSDM_
CH2WDATR
0x4C
reset value
DFSDM_
CH2DATINR
0x50
reset value 0
0x54 -
Reserved
0x5C
DFSDM_
CH3CFGR1
0x60
reset value
DFSDM_
CH3CFGR2
0x64
reset value 0
DFSDM_
CH3AWSCDR
0x68
reset value
DFSDM_
CH3WDATR
0x6C
reset value
DFSDM_
CH3DATINR
0x70
reset value 0
0x74 -
Reserved
0xFC
DFSDM_
FLT0CR1
0x100
reset value
0 0 0 0 0 0 0 0 0
0 0
INDAT1[15:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0
INDAT1[15:0]
0 0 0 0 0 0 0 0 0
0 0 0 0
Digital filter for sigma delta modulators (DFSDM)
0 0
OFFSET[23:0]
0 0 0 0 0 0 0 0
AWFOSR[4:0] BKSCD[3:0]
0 0 0 0 0 0 0
0 0
0 0 0 0 0 0 0 0
0 0
OFFSET[23:0]
0 0 0 0 0 0 0 0
AWFOSR[4:0] BKSCD[3:0]
0 0 0 0 0 0 0
0 0
0 0 0 0 0 0 0 0
0 0 0 0 0
RM0402 Rev 6
0 0 0 0 0 0
DTRBS[4:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0
WDATA[15:0]
0 0 0 0 0 0 0 0 0
INDAT0[15:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0
DTRBS[4:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0
WDATA[15:0]
0 0 0 0 0 0 0 0 0
INDAT0[15:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0
0 0 0 0
0 0
SCDT[7:0]
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0
0 0
SCDT[7:0]
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0
397/1163
400