Figure 205. Watchdog Block Diagram - ST STM32F412 Reference Manual

Window watchdog (WWDG)
The application program must write in the WWDG_CR register at regular intervals during
normal operation to prevent an MCU reset. This operation must occur only when the counter
value is lower than the window register value. The value to be stored in the WWDG_CR
register must be between 0xFF and 0xC0.
Enabling the watchdog
The watchdog is always disabled after a reset. It is enabled by setting the WDGA bit in the
WWDG_CR register, then it cannot be disabled again except by a reset.
Controlling the downcounter
This downcounter is free-running, counting down even if the watchdog is disabled. When
the watchdog is enabled, the T6 bit must be set to prevent generating an immediate reset.
The T[5:0] bits contain the number of increments which represents the time delay before the
watchdog produces a reset. The timing varies between a minimum and a maximum value
due to the unknown status of the prescaler when writing to the WWDG_CR register (see
Figure 206). The Configuration register (WWDG_CFR) contains the high limit of the window:
To prevent a reset, the downcounter must be reloaded when its value is lower than the
window register value and greater than 0x3F.
process.
Note: The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is
cleared).
Advanced watchdog interrupt feature
The Early Wakeup Interrupt (EWI) can be used if specific safety operations or data logging
must be performed before the actual reset is generated. The EWI interrupt is enabled by
setting the EWI bit in the WWDG_CFR register. When the downcounter reaches the value
0x40, an EWI interrupt is generated and the corresponding interrupt service routine (ISR)
can be used to trigger specific actions (such as communications or data logging), before
resetting the device.
612/1163

Figure 205. Watchdog block diagram

RESET
T6:0 > W6:0
Write WWDG_CR
PCLK1
(from RCC clock controller)
Watchdog configuration register (WWDG_CFR)
-
comparator
=1 when
WDGA T6
/4096
Figure 206
RM0402 Rev 6
W6 W5 W4 W3 W2 W1
Watchdog control register (WWDG_CR)
T5 T4 T3 T2 T1
7-bit downcounter (CNT)
WDG prescaler
(WDGTB)
describes the window watchdog
RM0402
W0
T0
MSv37226V2