Figure 311. Control Unit; Figure 312. Sdio_Ck Clock Dephasing (Bypass = 0) - ST STM32F412 Reference Manual

Secure digital input/output interface (SDIO)
The control unit is illustrated in
clock management subunit.
The power management subunit disables the card bus output signals during the power-off
and power-up phases.
The clock management subunit generates and controls the SDIO_CK signal. The SDIO_CK
output can use either the clock divide or the clock bypass mode. The clock output is
inactive:
•
after reset
• during the power-off or power-up phases
•
if the power saving mode is enabled and the card bus is in the Idle state (eight clock
periods after both the command and data path subunits enter the Idle phase)
The clock management subunit controls SDIO_CK dephasing. When not in bypass mode
the SDIO command and data output are generated on the SDIOCLK falling edge
succeeding the rising edge of SDIO_CK. (SDIO_CK rising edge occurs on SDIOCLK rising
edge) when SDIO_CLKCR[13] bit is reset (NEGEDGE = 0). When SDIO_CLKCR[13] bit is
set (NEGEDGE = 1) SDIO command and data changed on the SDIO_CK falling edge.
When SDIO_CLKCR[10] is set (BYPASS = 1), SDIO_CK rising edge occurs on SDIOCLK
rising edge. The data and the command change on SDIOCLK falling edge whatever
NEGEDGE value.
The data and command responses are latched using SDIO_CK rising edge.
868/1163
Adapter
registers
Figure

Figure 312. SDIO_CK clock dephasing (BYPASS = 0)

NEGEDGE = 0

Figure 311. Control unit

Control unit
Power management
Clock management
To command and data path
311. It consists of a power management subunit and a
SDIOCLK
SDIO_CK
CMD / Data
output
RM0402 Rev 6
SDIO_CK
NEGEDGE = 1
RM0402
MSv36075V1
MSv36076V1