Rtc Write Protection Register (Rtc_Wpr); Rtc Sub Second Register (Rtc_Ssr) - ST STM32F412 Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

RM0402
22.6.10

RTC write protection register (RTC_WPR)

Address offset: 0x24
Backup domain reset value: 0x0000 0000
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:0 KEY: Write protection key
This byte is written by software.
Reading this byte always returns 0x00.
Refer to
protection.
22.6.11

RTC sub second register (RTC_SSR)

Address offset: 0x28
Backup domain reset value: 0x0000 0000
System reset: 0x0000 0000 when BYPSHAD = 0. Not affected when BYPSHAD = 1
.
31
30
29
Res.
Res.
Res.
Res.
r
r
r
15
14
13
r
r
r
Bits 31:16 Reserved, must be kept at reset value
Bits 15:0 SS: Sub second value
SS[15:0] is the value in the synchronous prescaler's counter. The fraction of a second is
given by the formula below:
Second fraction = ( PREDIV_S - SS ) / ( PREDIV_S + 1 )
Note: SS can be larger than PREDIV_S only after a shift operation. In that case, the correct
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
Res.
RTC register write protection
28
27
26
25
Res.
Res.
Res.
r
r
r
r
12
11
10
9
r
r
r
r
time/date is one second less than as indicated by RTC_TR/RTC_DR.
24
23
22
Res.
Res.
Res.
8
7
6
Res.
w
w
for a description of how to unlock RTC register write
24
23
22
Res.
Res.
Res.
Res.
r
r
r
8
7
6
SS[15:0]
r
r
r
RM0402 Rev 6
Real-time clock (RTC)
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
KEY
w
w
w
w
21
20
19
18
Res.
Res.
Res.
r
r
r
r
5
4
3
2
r
r
r
r
17
16
Res.
Res.
1
0
w
w
17
16
Res.
Res.
r
r
1
0
r
r
645/1163
655

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F412 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents

Save PDF