Spi Interrupts; Table 156. Spi Interrupt Requests - ST STM32F412 Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

Serial peripheral interface/ inter-IC sound (SPI/I2S)
26.5

SPI interrupts

During SPI communication an interrupts can be generated by the following events:
Transmit Tx buffer ready to be loaded
Data received in Rx buffer
Master mode fault
Overrun error
TI frame format error
Interrupts can be enabled and disabled separately.
Transmit Tx buffer ready to be loaded
Data received in Rx buffer
Master Mode fault event
Overrun error
CRC error
TI frame format error
834/1163

Table 156. SPI interrupt requests

Interrupt event
RM0402 Rev 6
Event flag
Enable Control bit
TXE
RXNE
MODF
OVR
CRCERR
FRE
RM0402
TXEIE
RXNEIE
ERRIE

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F412 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF