ST STM32F412 Reference Manual page 483

RM0402
Table 98. TIM1&TIM8 register map and reset values (continued)
Offset Register
TIMx_CCR1
0x34
Reset value
TIMx_CCR2
0x38
Reset value
TIMx_CCR3
0x3C
Reset value
TIMx_CCR4
0x40
Reset value
TIMx_BDTR
0x44
Reset value
TIMx_DCR
0x48
Reset value
TIMx_DMAR
0x4C
Reset value
Refer to Section 2.2 on page 49
Advanced-control timers (TIM1&TIM8)
0 0
0 0
0 0
0 0
0 0
0 0
for the register boundary addresses.
RM0402 Rev 6
CCR1[15:0]
0 0 0 0 0 0 0 0 0
CCR2[15:0]
0 0 0 0 0 0 0 0 0
CCR3[15:0]
0 0 0 0 0 0 0 0 0
CCR4[15:0]
0 0 0 0 0 0 0 0 0
LOCK
[1:0]
0 0 0 0 0 0 0 0 0
DBL[4:0]
0 0 0 0 0
DMAB[15:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
DT[7:0]
0 0 0 0 0
DBA[4:0]
0 0 0 0 0
0 0 0 0 0
483/1163
483