C Data Register (I2C_Dr); C Status Register 1 (I2C_Sr1) - ST STM32F412 Reference Manual

RM0402
2
24.6.5 I

C data register (I2C_DR)

Address offset: 0x10
Reset value: 0x0000
15 14 13
Res. Res. Res. Res.
Bits 15:8 Reserved, must be kept at reset value
Bits 7:0 DR[7:0] 8-bit data register
– Transmitter mode: Byte transmission starts automatically when a byte is written in the DR
– Receiver mode: Received byte is copied into DR (RxNE=1). A continuous transmit stream
Note: In slave mode, the address is not copied into DR.
2
24.6.6 I

C status register 1 (I2C_SR1)

Address offset: 0x14
Reset value: 0x0000
15 14 13
SMB TIMEO PEC
Res.
ALERT UT ERR
rc_w0 rc_w0 rc_w0
12 11 10 9
Res. Res. Res.
Byte received or to be transmitted to the bus.
register. A continuous transmit stream can be maintained if the next data to be transmitted is
put in DR once the transmission is started (TxE=1)
can be maintained if DR is read before the next data byte is received (RxNE=1).
Write collision is not managed (DR can be written if TxE=0).
If an ARLO event occurs on ACK pulse, the received byte is not copied into DR
and so cannot be read.
12 11 10 9
OVR AF ARLO
rc_w0 rc_w0 rc_w0
Inter-integrated circuit (I
8 7 6
Res.
rw rw
8 7 6
BERR TxE RxNE
rc_w0 r r
RM0402 Rev 6
5 4 3 2
DR[7:0]
rw rw rw rw
5 4 3 2
Res. STOPF ADD10 BTF
r r r
2
C) interface
1 0
rw rw
1 0
ADDR SB
r r
749/1163
757