Pcmcia Interface - Hitachi SH7750 Hardware Manual

Sh7750 series superh risc engine

Hide thumbs Also See for SH7750:

Table of Contents

(SA: IO ← memory)

Note: For DACKn, an example is shown where CHCRn.AL (access level) = 0 for the DMAC.

PCMCIA Interface

In the SH7750 Series, setting the A56PCM bit in BCR1 to 1 makes the bus interface for external

memory space areas 5 and 6 an IC memory card interface or I/O card interface as stipulated in

JEIDA specification version 4.2 (PCMCIA2.1).

Figure 13.49 shows an example of PCMCIA card connection to the SH7750 Series. To enable

active insertion of the PCMCIA cards (i.e. insertion or removal while system power is being

supplied), a 3-state buffer must be connected between the SH7750 Series' bus interface and the

PCMCIA cards.

As operation in big-endian mode is not explicitly stipulated in the JEIDA/PCMCIA specifications,

the SH7750 Series supports only a little-endian mode PCMCIA interface.

In the SH7750, the PCMCIA interface area can only be accessed when the MMU is used. The

PCMCIA interface memory space can be set in page units and there is a choice of 8-bit common

memory, 16-bit common memory, 8-bit attribute memory, 16-bit attribute memory, 8-bit I/O

space, 16-bit I/O space, or dynamic bus sizing, according to the accessed SA2 to SA0 bits.

The setting for wait cycles during a bus access can also be made in MMU page units. When the

TC bit to be accessed is cleared to 0, bits A5W2 to A5W0 in wait control register 2 (WCR2), and

bits A5PCW1 and A5PCW0, A5TED2 to A5TED0, and A5TEH2 to A5TEH0 in the PCMCIA

Rev. 6.0, 07/02, page 444 of 986

Figure 13.48 Burst ROM Wait Access Timing

Table of Contents

Sh7750r Sh7750s