Figure 8.2 Instruction Execution Patterns - Hitachi SH7750 Hardware Manual

Sh7750 series superh risc engine

Hide thumbs Also See for SH7750:

Table of Contents

40. Double-precision FCMP: 2 issue cycles

FCMP/EQ,FCMP/GT

41. Double-precision FDIV/SQRT: 1 issue cycle

42. FIPR: 1 issue cycle

43. FTRV: 1 issue cycle

: Cannot overlap a stage of the same kind, except when two instructions are

executed in parallel.

: Locks D-stage

: Register read only

: Locks, but no operation is executed.

: Can overlap another f1, but not another F1.

Figure 8.2 Instruction Execution Patterns (cont)

Rev. 6.0, 07/02, page 199 of 986

Chapters

Table of Contents

Sh7750r Sh7750s