Figure 22.53 Pcmcia I/O Bus Cycle (1) Ted[2:0] = 000, Teh[2:0] = 000, No Wait (2) Ted[2:0] = 001, Teh[2:0] = 001, One Internal Wait + One External Wait - Hitachi SH7750 Hardware Manual

Sh7750 series superh risc engine

Hide thumbs Also See for SH7750:

Table of Contents

Figure 22.53 PCMCIA I/O Bus Cycle

(1) TED[2:0] = 000, TEH[2:0] = 000, No Wait

(2) TED[2:0] = 001, TEH[2:0] = 001, One Internal Wait + One External Wait

Rev. 6.0, 07/02, page 916 of 986

Chapters

Table of Contents

Sh7750r Sh7750s