CKIO
A25–A0
RD/
D63–D0
(write)
DACKn
(SA: IO ← memory)
DACKn
(SA: IO → memory)
Notes: IO: DACK device
SA: Single address DMA transfer
DA: Dual address DMA transfer
DACK set to active-high
Figure 22.49 DRAM Bus Cycle: DRAM CAS-Before-RAS Refresh
Rev. 6.0, 07/02, page 912 of 986
TRr1
TRr2
TRr3
t
AD
t
CSD
t
RWD
t
t
RASD
RASD
t
CASD1
t
CASD1
t
WDD
t
DACD
t
DACD
(TRAS[2:0] = 000, TRC[2:0] = 001)
TRr4
TRr5
Trc
t
RASD
t
CASD1
Trc
Trc