Hitachi SH7750 Hardware Manual page 614

Sh7750 series superh risc engine
Hide thumbs Also See for SH7750:
Table of Contents

Advertisement

CLK
A25–A0
D63–D0
CMD
ID1, ID0
Figure 14.44 Single Address Mode/Burst Mode/Level Detection/
CLK
A25–A0
D63–D0
CMD
DQMn
ID1, ID0
Figure 14.45 Single Address Mode/Burst Mode/Edge Detection/Byte, Word, Longword,
Quadword/External Bus → → → → External Device Data Transfer
Rev. 6.0, 07/02, page 564 of 986
Wait for next DMA request
CA
DTR
MD = 10
RD
Start of data transfer
External Bus → → → → External Device Data Transfer
CA
DTR
MD = 01
RD
CA
D0
D1 D2 D3
RD
CA
D0
D2
Idle cycle
RD
D0 D1 D2 D3
CA
D3
Idle cycle
Idle cycle
RD

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750rSh7750s

Table of Contents