Port Data Register B (Pdtrb); Gpio Interrupt Control Register (Gpioic) - Hitachi SH7750 Hardware Manual

Bit 2n (n = 0–3)—Port I/O Control (PBnIO): Specifies whether each bit in the 4-bit port is an
input or an output.
Bit 2n: PBnIO
0
1
18.2.4

Port Data Register B (PDTRB)

Port data register B (PDTRB) is a 16-bit readable/writable register used as a data latch for each bit
in the 4-bit port. When a bit is set as an output, the value written to the PDTRB register is output
from the external pin. When a value is read from the PDTRB register while a bit is set as an input,
the external pin value sampled on the external bus clock is read. When a bit is set as an output, the
value written to the PDTRB register is read.
PDTRB is not initialized by a power-on or manual reset, or in standby mode, and retains its
contents.
Bit:
Initial value:
R/W:
Bit:
Initial value:
R/W:
18.2.5

GPIO Interrupt Control Register (GPIOIC)

The GPIO interrupt control register (GPIOIC) is a 16-bit readable/writable register that performs
16-bit interrupt input control.
GPIOIC is initialized to H'00000000 by a power-on reset. It is not initialized by a manual reset or
in standby mode, and retains its contents.
GPIO interrupts are active-low level interrupts. Bit-by-bit masking is possible, and the OR of all
the bits set as GPIO interrupts is used for interrupt detection. Which bits interrupts are input to can
be identified by reading the PDTRA register.
Description
Bit m (m = 16–19) of 4-bit port is an input
Bit m (m = 16–19) of 4-bit port is an output
15 14 13
— — —
0 0 0
R R R
7 6 5
— — —
0 0 0
R R R
12 11 10
— — —
0 0 0
R R R
4 3 2
— PB19DT PB18DT PB17DT PB16DT
0 — —
R R/W R/W
Rev. 6.0, 07/02, page 745 of 986
(Initial value)
9 8
— —
0 0
R R
1 0
— —
R/W R/W